

DERWENT-ACC-NO: 2001-623069
DERWENT-WEEK: 200172
COPYRIGHT 1999 DERWENT INFORMATION LTD

TITLE: Device of realizing cmos domino logic for improving
signal transmission
speed

INVENTOR: HAN, S B; KIM, K C

PATENT-ASSIGNEE: HAN S B[HANSI], KIM K C[KIMKI]

PRIORITY-DATA: 1999KR-0051820 (November 22, 1999)

PATENT-FAMILY:

PUB-NO	PUB-DATE	LANGUAGE
PAGES	MAIN-IPC	
KR 2001047544	June 15, 2001	N/A
001	H03K 019/00	
A		

APPLICATION-DATA:

PUB-NO	APPL-DESCRIPTOR	APPL-NO
APPL-DATE		
KR2001047544A	N/A	1999KR-0051820
November 22, 1999		

INT-CL_(IPC): H03K019/00

ABSTRACTED-PUB-NO: KR2001047544A

BASIC-ABSTRACT: NOVELTY - A device of realizing CMOS domino logic for improving signal transmission speed is provided to reduce the size of the chip by eliminating the inverter of each level and to speeding up the signal processing.

DETAILED DESCRIPTION - The circuit of realizing multiple output domino logic(400) includes a pair of multiple output domino logic blocks(410,420). In the front-end multiple output domino logic block(410), PMOS devices for discharging(411-1,411-2) and NMOS function blocks(412-1,412-2) are connected to

be one-to-one. When the clock signal(CK) is Low, the source voltage(Vdd) is given to each NMOS function block(412-1,412-2). The sources of the PMOS devices(411-1,411-2) become the outputs of the front-end multiple output domino logic block(410) without any inverter. Here, when the clock signal(CK) is High, the NMOS device(413) for discharging turns ON and discharges the NMOS logic blocks(421-1,421-2). In the back-end multiple output domino logic block(420), when the inverted clock signal(CK') is High, the PMOS logic blocks(422-1,422-2) are discharged. The drains of the NMOS devices for discharging(423-1,423-2) become the outputs of the back-end multiple output domino logic block(420).


CHOSEN-DRAWING: Dwg.1/10

TITLE-TERMS:

DEVICE CMOS DOMINO LOGIC IMPROVE SIGNAL TRANSMISSION SPEED

DERWENT-CLASS: U21

EPI-CODES: U21-C;



Han et al.